Top
Jump to content, Georgia Institute of Technology, College of Engineering, School of Electrical and Computer Engineering (ECE), ECE Research, ECE Research Centers
College of Engineering
Search | Contact ECE | Feedback | BuzzPort
GT Home > COE Home > ECE Home > Academics > ECE 2020
ECE 2020: Fundamentals of Digital Design

Goals - Memory

  • Understand memory cell behavior and how it is different from a register cell.

  • Understand static (6-transistor) and dynamic (1-transistor) implementations of memory cell.

  • Implement an N by M cell memory array of memory cells. Included an encoded address and bidirectional data bus.

  • Describe memory chip organization employing row and column arrays.

  • Use memory chips (e.g., 4 Mword by 4 bit) to build larger memory systems. Define total chips, chip array size, decoder required, and address fields.

  • Identify chips responsible for storing a specified memory location in a memory system.

  • Understand word organization is a memory system including byte and word addressed memory and big versus little endian.