

Design a CMOS gate (as a transistor-level schematic) that produces output Y according to

$$Y = (\bar{A} + \overline{B + \bar{C}}) \cdot \bar{D}$$

Label FET gates with complemented input signals if needed.

$$pullup = (\bar{A} + \bar{B} \cdot C) \cdot \bar{D}$$

$$pulldown = A \cdot (B + \bar{C}) + D$$

