

Design a CMOS gate (as a transistor-level schematic) that produces output Y according to

$$Y = (\bar{A} + \overline{B + C}) \cdot \bar{D}$$

Label FET gates with complemented input signals if needed.