ECE2020 Final Exam Summer 2014 GTL
July 30, 2014
Name: $\qquad$

Show your work for any possible partial credit. 100 possible points, 8 exam pages plus two supplemental pages.

| High Level Language |  |  |
| :---: | :---: | :---: |
| Assembly Language |  |  |
| Instruction Set |  |  |
| Memory | Data Path | Controller |
| Storage | Functional <br> Units | State <br> Machines |
| Suilding Blocks |  |  |
| Gwitches and Wires |  |  |

1) (10 points) For the expression below, create a switch level implementation using $N$ and $P$ type switches. Assume both inputs and their complements are available. Your design should contain no shorts or floats. Implement the equation exactly as is (no simplifying).
$\mathrm{Out}_{\mathrm{x}}=\mathrm{A} \cdot \overline{\mathrm{B}} \cdot \mathrm{C}+\overline{\mathrm{D}}+\mathrm{E}$

| High Level Language |  |  |
| :---: | :---: | :---: |
| Assembly Language |  |  |
| Instruction Set |  |  |
| Memory | Data Path | Controller |
| Storage | Functional |  |
| Units | State <br> Machines |  |
| Building Blocks |  |  |
| Gate |  |  |
| Switches and Wires |  |  |

2) (10 points) Implement the following expression using only AND gates and inverters. Then determine the number of switches required. Use proper mixed logic notation. Do not modify the expression. Do not assume compliments of inputs are available. You may use 3 input AND gates if needed.

Out $=(G+\bar{H})(\overline{I \cdot J})+\overline{K+\bar{L} \cdot M}$

Number of switches

| High Level Language |  |  |
| :---: | :---: | :---: |
| Assembly Language |  |  |
| Instruction Set |  |  |
| Memory | Data Path | Controller |
| Storage | Functional <br> Units | State <br> Machines |
| Building Blocks |  |  |
| Gate |  |  |
| Switches and Wires |  |  |


3) (10 points) Implement a 2 to 4 decoder using AND gates and inverters, (you may use 3 input AND Gates). You must show a truth table, Boolean equations for each of the four outputs, and then the implementation of the 2 to 4 decoder.

| High Level Language |  |  |
| :---: | :---: | :---: |
| Assembly Language |  |  |
| Instruction Set |  |  |
| Memory | Data Path | Controller |
| Storage | Functional <br> Units | State <br> Machines |
| Building Blocks |  |  |
| Gwitches and Wires |  |  |

4) (10 points) Consider the register implementation below.


Assume the following signals are applied to the registers above. Draw the signal at point A (output of the first register), point B (output of the second register) and point C (output of the third register). Assume all stored signals are UNKNOWNS at start.

Clk1
Clk2

WE
IN

A

B

C


| High Level Language |  |  |
| :---: | :---: | :---: |
| Assembly Language |  |  |
| Instruction Set |  |  |
| Memory | Data Path | Controller |
| Storage | Functional |  |
| Units | State <br> Machines |  |
| Building Blocks |  |  |
| Gate |  |  |
| Switches and Wires |  |  |


5) ( 20 points total) Implement a state machine that outputs three signals names RED, GREEN, and BLUE and with the single input change. As long as change input is a high, the outputs go high one at a time in this specific order RED, GREEN, RED, BLUE, RED, GREEN ,RED, BLUE, ....however when the change input is a low, the output that is high at present stays high until the change input is set to a high. Draw a state diagram, show a state table, and show the complete and entire state machine design. You may use any type of logic gate you want.

Blank work page for Problem 5

Blank work page for Problem 5

| High Level Language |  |  |
| :---: | :---: | :---: |
| Assembly Language |  |  |
| Instruction Set |  |  |
| Memory | Data Path | Controller |
| Storage | Functional |  |
| Units | State <br> Machines |  |
| Building Blocks |  |  |
| Gwitches and Wires |  |  |
|  |  |  |

6) (10 points) Using the attached single cycle data path we have discussed extensively in class (see last pages of exam for part of it), using as few registers as possible, implement the microcode for the following operation

$$
\mathrm{M}[\mathrm{R} 5]=(\mathrm{R} 3+8 \mathrm{R} 2+5 \mathrm{M}[\mathrm{R} 4]) / 4
$$

| \# | X | Y | Z | $\begin{aligned} & \hline \text { rw } \\ & \mathrm{e} \end{aligned}$ | im <br> en | im va | $\begin{aligned} & \text { au } \\ & \text { en } \end{aligned}$ | $\begin{aligned} & \hline-\mathrm{a} \\ & \mathrm{~s} \end{aligned}$ | $\begin{aligned} & \text { lu } \\ & \text { en } \end{aligned}$ | lf | $\begin{aligned} & \hline \text { su } \\ & \text { en } \end{aligned}$ | st | $\begin{aligned} & \hline \text { ld } \\ & \text { en } \end{aligned}$ | $\begin{aligned} & \hline \text { st } \\ & \text { en } \end{aligned}$ | $\mathrm{r} /$ <br> -w | msel | description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| High Level Language |  |  |
| :---: | :---: | :---: |
| Assembly Language |  |  |
| Instruction Set |  |  |
| Memory | Data Path | Controller |
| Storage | Functional <br> Units | State <br> Machines |
| Building Blocks |  |  |
| Gwitches and Wires |  |  |

7) ( 10 points) Instruction Format. Suppose you were designing a new computer with a 64 bit instruction word and a 64 bit addressed memory, 2048 different instructions, and 1024 registers. What are the number of bits required in each of the different required fields in the Register Format Instructions? (You may have more or less lines in the table below than you need).

| Field Name | Minimum Number of bits required |
| :--- | :--- |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

8) (20 points) MIPS Assembly language programming. Write a MIPS procedure named search that will take memory value starting at the location contained in register $\$ 4$ and search sequential memory locations until it finds the value negative one. Once it finds the value negative one in a memory location, put the address of the memory location that contains the negative one into register $\$ 5$ and return back to the program that called your procedure. You may need more or fewer rows in the tables below.

| Label: | Instruction | Comment |
| :--- | :--- | :--- |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

Explain the use of ALL of the registers used in your code:

| Register | Was used for the purposes of |
| :--- | :--- |
| $\$ 4$ | Starting location of memory |
| $\$ 5$ | Contains memory location where -1 was found |
|  |  |
|  |  |
|  |  |
|  |  |

You may tear off the following 2 pages from the exam and you do not need to turn in them in.


K MAPS:


