$\qquad$ June 27, 2013
Calculators not allowed. Show your work for any possible partial credit or in some cases for any credit at all. Note the last page shows you some blank K maps just in case you need them on this exam. 8 pages, possible 100 points.

Problem 1 Part A (10 points) Convert the following notations:

| Binary representation | Hexidecimal representation |
| :--- | :--- |
| 1010110010010101 |  |
| Signed Binary two's complement represented | Decimal |
| 11100.01 |  |
| Decimal | Octal |
| 673 |  |
| Decimal Notation | Binary notation |
| 7.75 |  |

Problem 1 Part B (15 points) For the 24 (and 20) bit representations below, determine the most negative value, most positive value, and step size (difference between sequential values). All answers must be expressed in decimal notation. Fractions (for example 3/16ths) may be used. All signed representations are two's complement signed numbers.

| representation most negative value |  |
| :--- | :--- |
| unsigned integer |  |
| (24 bits). (0 bits) |  |
| Signed integer |  |
| (24 bits). ( 0 bits) |  |
| unsigned fixed-point |  |
| (17 bits). ( 7 bits) |  |
| signed fixed-point |  |
| (15 bits). ( 5 bits) |  |

Problem 2 Part A Arithmetic (5 points) For each problem below, compute the operations using the rules of arithmetic, and indicate whether an overflow occurs assuming all numbers are expressed using a six bit unsigned representation

$$
\begin{array}{r}
11011011001 \\
+100110 \\
\hline
\end{array}
$$

result

```
unsigned
error?
```

Problem 2 Part B Arithmetic (10 points) For each problem below, compute the operations using the rules of arithmetic, and indicate whether an overflow occurs assuming all numbers are expressed using a six bit signed two's complement representations.

$$
\begin{array}{r}
01111111 \\
+000100 \\
+000010 \\
\hline
\end{array}
$$

result

```
signed
error?
```

3) Given the circuit below:
a) (5 points) The designer wants to implement an exclusive-or function where out $=\mathrm{Y}$ exclusive-or $X$. Fill in the values for $F_{3} F_{2} F_{1} F_{0}$ to implement the desired exclusive-or function.
b) (5 points) The designer wants to implement the NAND function where out $=$ Y NAND X. Fill in the values for $\mathrm{F}_{3} \mathrm{~F}_{2} \mathrm{~F}_{1} \mathrm{~F}_{0}$ to implement the desired NAND function.
C) (5 points) The designer wants to implement the NOR function where out $=$ Y NOR X. Fill in the values for $\mathrm{F}_{3} \mathrm{~F}_{2} \mathrm{~F}_{1} \mathrm{~F}_{0}$ to implement the desired NOR function.

| function desired: | $F_{3}$ | $F_{2}$ | $\mathrm{~F}_{1}$ | $\mathrm{~F}_{0}$ |
| :--- | :--- | :--- | :--- | :--- |
| a) exclusive-or |  |  |  |  |
| b) NAND |  |  |  |  |
| c) NOR |  |  |  |  |



Y
4) Counters (15 points) Connect the needed toggle cells below to build a multiple digit counter (like in an alarm clock type application) that counts in the following strange 2 digit sequence. Include any circuitry needed to allow this to work. The toggle cells in the right column are for the least significant digit (right value), the toggle cells in the left column are for the most significant digit (left value). Include an active high count enable (CE) and an active high reset (RESET) inputs.
desired count sequence: $00,01,02,03,04,10,11,12,13,14,20,21,22,23,24,30,31,32,33$, $34,40,41,42,43,44,00,01,02,03,04,10, \ldots \ldots . .$.

5) Priority Encoders (15 points) Given the truth table for the following priority encoder:

|  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN3 | IN2 | IN1 | IN0 | OUT1 | OUT0 | VALID |
| 0 | 0 | 0 | 0 | X | X | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| X | 1 | 0 | X | 1 | 0 | 1 |
| X | X | 1 | X | 0 | 0 | 1 |
| X | 0 | 0 | 1 | 1 | 1 | 1 |

a) List the priority order of the inputs $\operatorname{IN} 3, \operatorname{IN} 2, \operatorname{IN} 1, \operatorname{IN} 0$ :
$\qquad$
$\qquad$ > $\qquad$ $\gg$
b) Using basic gates (AND, OR, NAND, NOR, NOT) show the gate level implementation for this priority encoder.
6) Registers (15 points) Consider the register implementation below.


Assume the following signals are applied to your register. Draw the signal at point A (output of the first latch), the signal at point OUT (output of second latch). Assume A and OUT start at unknown values.


K MAPS:


