Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work.
Good Luck!

Your Name (please print)

total


Problem 1 (3 parts, points)
Part A (12 points) Consider a $\mathbf{2 5 6}$ Mbit DRAM chip organized as $\mathbf{1 6}$ million addresses of 16-bit words. Assume both the DRAM cell and the DRAM chip are square. The column number and offset concatenate to form the memory address. Using the organization approach discussed in class, answer the following questions about the chip. Express all answers in decimal (not powers of two).
total number of bits in address
number of columns
column decoder required ( $n$ to $m$ )
number of words per column
type of mux required ( $n$ to $m$ )
number of address lines in column offset
Part B (10 points) Consider an 2 GByte memory system with 256 million addresses of 64-bit words using a 16 million address by 16-bit word memory DRAM chip.
word address lines for memory system $\qquad$
chips needed in one bank $\qquad$
banks for memory system
memory decoder required ( $n$ to $m$ )
DRAM chips required
Part C (8 points) Design a $\mathbf{3 2}$ million address by $\mathbf{4}$ bit memory system with $\mathbf{8}$ million x 4-bit memory chips. Label all busses and indicate bit width. Assume R/W is connected and not shown here. Use a bank decoder if necessary. Be sure to include the address bus, data bus, and MSEL.

Part A (4 points) Implement an RS latch using NOR gates. Label the inputs $\mathbf{R}$ and $\mathbf{S}$ and the outputs Out and Out.

Part B (2 points) Fill in the behavior table for this 10T transparent latch.


Part C (6 points) Assume the following signals are applied to a transparent latch. Draw the output signal Out. Assume Out is initially zero.


Part D (4 points) Consider a register with a selectable write enable (WE) and read enable (RE), implemented as shown below. Describe its behavior by completing the output values. Recall that the CLK signal indicates a full $\Phi_{1} \Phi_{2}$ cycle; so the output should be the value at the end of a cycle (with the given inputs). Also indicate when a write and/or a read is being performed.


Part E (6 points) Assume the following signals are applied to a register with write enable. Draw the output signal Out. Draw a vertical line where $\mathbf{I n}$ is sampled. Assume Out is initially zero.


Part F (3 points) Write a microcode fragment to compute $R_{2}=\left(R_{5}-R_{7}\right)+R_{1}$. Modify only register 2.

| cycle \# | $X$ | $Y$ | $Z$ | $r$ we | au en | $s / \bar{a}$ | description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |

Part G (3 points) Write a microcode fragment to compute $R_{2}=3 \cdot R_{5}$. Modify only register 2.

| cycle \# | $X$ | $Y$ | $Z$ | $r$ we | auen | $s / \bar{a}$ | description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |

Problem 3 (3 parts, 22 points)
"Keep the Change" State Machines
A state diagram for the controller of the StickyFinger snack machine is shown below. The machine accepts nickels and dimes, but does not give change. It sometimes dispenses a bag of pretzels when coins are inserted. Slugs are not detected. The input to the controller is $\bar{N} / D$, which indicates whether a nickel ( $\bar{N} / D=0$ ) or dime ( $\bar{N} / D=1$ ) is inserted.

When the P output signal is asserted, a snack bag of pretzels is dispensed. The states keep track of how much money the machine "believes" you have inserted so far. They are number 00 for zero cents, 01 for five cents, 10 for ten cents, 11 for fifteen cents. Unfortunately, as you can see from the state diagram, the machine is not always accurate in keeping track of the money you have inserted.


Part A (4 points) Determine the minimum cost of a bag of pretzels.
Pretzels cost a minimum of $\qquad$ cents.

Part B (6 points) The machine occasionally gives you pretzels but keeps the change. Give an example of a sequence of coins where you would end up in the 0 cents state ( 00 ) with a bag of pretzels, but were overcharged. Fill in as many coins as you need for your example:


How much change did StickyFingers keep in your example? $\qquad$ cents.

Part C (12 points) Fill in the state table corresponding to this state machine.

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\overline{\mathrm{~N}} / \mathrm{D}$ | $\mathrm{NS}_{1}$ | $\mathrm{NS}_{0}$ | P | $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\overline{\mathrm{~N}} / \mathrm{D}$ | $\mathrm{NS}_{1}$ | $\mathrm{NS}_{0}$ | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  |  |  | 1 | 0 | 0 |  |  |  |
| 0 | 0 | 1 |  |  |  | 1 | 0 | 1 |  |  |  |
| 0 | 1 | 0 |  |  |  | 1 | 1 | 0 |  |  |  |
| 0 | 1 | 1 |  |  |  | 1 | 1 | 1 |  |  |  |

Give the simplified Boolean expression for computing $\mathbf{P}$ in terms of the current state and the input.
$\mathbf{P}=$ $\qquad$ .

Part A (10 points) Design a toggle cell using only transparent latches and basic gates (XOR, $A N D, O R, N A N D, N O R, N O T)$. Use an icon for the transparent latches. Your toggle cell should have an active high toggle enable input TE, and an active low clear input $\overline{C L R}$, clock inputs $\Phi_{1}$ and $\Phi_{2}$, and an output Out. The $\overline{C L R}$ signal has precedence over TE. Label all signals. Also complete the behavior table for the toggle cell.

| TE | $\overline{C L R}$ | CLK | Out |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $\uparrow \downarrow$ |  |
| 1 | 0 | $\uparrow \downarrow$ |  |
| 0 | 1 | $\uparrow \downarrow$ |  |
| 1 | 1 | $\uparrow \downarrow$ |  |

Part B (10 points) Design a divide by five counter using toggle cells and the minimum number of basic gates. Your counter should have an external clear, external count enable, and three count outputs $\mathrm{O}_{2}, \mathrm{O}_{1}, \mathrm{O}_{0}$. Use any basic gates (AND, OR, NAND, NOR, XOR \& NOT) you require. Assume clock inputs to the toggle cells are already connected. Your design must support multidigit systems.


