Problem 1 (3 parts, 30 points)
Memory Systems
Part A (12 points) Consider a $\mathbf{1}$ Gbit DRAM chip organized as $\mathbf{3 2}$ million addresses of $\mathbf{3 2}$-bit words. Assume both the DRAM cell and the DRAM chip are square. The column number and offset concatenate to form the memory address. Using the organization approach discussed in class, answer the following questions about the chip. Express all answers in decimal (not powers of two).

| total number of bits in address |  |
| :---: | :---: |
| number of columns | $\log (32 \mathrm{M})=\log \left(2^{25}\right)=25$ |
| column decoder required $(n$ to $m)$ |  |
| number of words per column |  |
| type of mux required $(n$ to $m)$ | 15 to 32 K |
| number of address lines in column offset | $2^{15} / 2^{5}=2^{10}=1 \mathrm{~K}$ |
|  | 1 K to 1 |

Part B (10 points) Consider an $\mathbf{8}$ Gbyte memory system with $\mathbf{1}$ billion addresses of $\mathbf{6 4}$-bit words using a 32 million address by 32-bit word memory DRAM chip.
word address lines for memory system

| $\log (1 B)=\log \left(2^{30}\right)=30$ |
| :---: |
| 2 |
| $2^{30} / 2^{25}=2^{5}=32$ |
| 5 to 32 |
| 64 |

Part C ( 8 points) Design a 16 million address by 4 bit memory system with $4 \mathrm{M} \times 4$ memory chips. Label all busses and indicate bit width. Assume R/W is connected and not shown here. Use a bank decoder if necessary. Be sure to include the address bus, data bus, and MSEL.


Problem 2 (3 parts, 26 points)
Datapath Elements
Part A (6 points) Suppose the following inputs (in hexadecimal) are applied to the 32-bit barrel shifter used in the datapath. Determine the output (in hexadecimal). Assume the shift amount is drawn from the 16-bit immediate value.

| Shift Type | Shift Amount | Input Value | Output Value |
| :---: | :---: | :---: | :---: |
| arithmetic | $0 \times 0008$ | ABCD12EF | 0xFFABCD12 |
| rotate | $0 \times F F F 4$ | DEAF7892 | 0xF7892DEA |
| arithmetic | $0 \times F F F 0$ | FACE2537 | 0x25370000 |

Part B (8 points) For each bitwise logical function specification below, determine the LF code (in hexadecimal) to correctly program the logical unit.

| X | Y | Out |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{LF}_{0}$ |
| 1 | 0 | $\mathrm{LF}_{1}$ |
| 0 | 1 | $\mathrm{LF}_{2}$ |
| 1 | 1 | $\mathrm{LF}_{3}$ |


| logical function | LF |
| :---: | :---: |
| $Y+X$ | $\mathbf{E}$ |
| $X$ | $\mathbf{A}$ |
| $X \oplus Y$ | $\mathbf{6}$ |
| $X \cdot Y$ | $\mathbf{8}$ |

Part C (12 points) Given the following state table, draw the corresponding state diagram below.

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{H} / \overline{\mathrm{M}}$ | $\mathrm{NS}_{1}$ | $\mathrm{NS}_{0}$ | Out | $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{H} / \overline{\mathrm{M}}$ | $\mathrm{NS}_{1}$ | $\mathrm{NS}_{0}$ | Out |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | $\mathbf{1}$ | 0 | 0 | 1 | 1 | 0 | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ |
| 0 | 1 | 1 | 0 | $\mathbf{0}$ | $\mathbf{0}$ | 1 | 1 | 1 | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ |



Give the simplified Boolean expression for computing Out in terms of the current state and the input.
Out $=$ $\qquad$

Problem 3 (3 parts, 26 points)
Microcode
Using the supplied datapath, write microcode fragments to accomplish the following procedures. Express all values, except memory addresses, in hexadecimal notation. Use ' $X$ ' when a value is don't cared. For maximum credit, complete the description field. In each part, modify only registers $7 \boldsymbol{\&} 8$.
Part A (5 points)

$$
R_{7}=\left(R_{8}-21\right) / 128
$$

| \# | X | $Y$ | Z | rwe | ${ }_{\text {im }}^{\text {im }}$ | im va | au en | $\frac{s}{a}$ | lu en | $l f$ | su en | st | $\xrightarrow{l d}$ | st $\begin{aligned} & \text { en } \\ & \text { en }\end{aligned}$ | $\frac{r}{w}$ | msel | descrription |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 8 | $\times$ | 7 | 1 | 1 | c | 1 | 1 | 0 | $\times$ | 0 | $\times$ | 0 | 0 | $\times$ | 0 | R7 $\leftarrow$ R8-12 |
| 2 | 7 | $\times$ | 7 | 1 | 1 | 7 | 0 | $\times$ | 0 | $\times$ | 1 | 1 | 0 | 0 | $\times$ | 0 | R7 $\leftarrow$ R7>>7 |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Part B (15 points) Compute the logical OR of mem[4000] and $R_{3}$ and store the result in $\operatorname{mem}[4004]$ (that is, mem[4004] gets mem[4000] $+\mathrm{R}_{3}$, where " + " is "logical or").

| \# | $X$ | $Y$ | Z | rwe | ${ }_{\text {im }}^{\text {im }}$ | im va | $a u$ <br> $e n$ | $\frac{s}{a}$ | lu <br> en | lf | su <br> en | st | ld $\begin{aligned} & \text { ld } \\ & \text { en }\end{aligned}$ | ct $\begin{aligned} & \text { st } \\ & e n\end{aligned}$ | $\frac{r}{w}$ | msel | description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $x$ | $\times$ | 7 | 1 | 1 | 4000 | 0 | $\times$ | 1 | c | 0 | $\times$ | 0 | 0 | $x$ | 0 | R7 $\leftarrow 4000$ |
| 2 | 7 | $\times$ | 8 | 1 | 0 | x | 0 | $\times$ | 0 | $\times$ | 0 | $\times$ | 1 | 0 | 1 | 1 | R8 $\leftarrow$ mem[4000] |
| 3 | 8 | 3 | 8 | 1 | 0 | x | 0 | x | 1 | E | 0 | $\times$ | 0 | 0 | $x$ | 0 | $\mathrm{R} 8 \leftarrow \mathrm{R} 8+\mathrm{R} 3$ |
| 4 | 7 | $\times$ | 7 | 1 | 1 | 4 | 1 | 0 | 0 | $\times$ | 0 | $\times$ | 0 | 0 | $x$ | 0 | $\mathrm{R} 7 \leftarrow \mathrm{R} 7+4$ |
| 5 | 7 | 8 | $x$ | 0 | 0 | $\times$ | 0 | $\times$ | 0 | $x$ | 0 | $\times$ | 0 | 1 | 0 | 1 | mem[4004] $\leftarrow$ R8 |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Part C (6 points) $\quad R_{7}=15 \cdot R_{8} \quad$ (multiply $\mathrm{R}_{8}$ by 15 )

| \# | X | $Y$ | $Z$ | rwe | ${ }_{\text {im }}^{\text {en }}$ | im va | au en | $\frac{s}{a}$ | lu en | If | su | st | ${ }_{\text {ld }}^{l d}$ | ct | $\frac{r}{w}$ | msel | description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 8 | x | 7 | 1 | 1 | FFFC | 0 | x | 0 | $\times$ | 1 | 1 | 0 | 0 | $x$ | 0 | $\mathrm{R} 7 \leftarrow \mathrm{R} 8 \ll 4$ |
| 2 | 7 | 8 | 7 | 1 | 0 | $\times$ | 1 | 1 | 0 | $\times$ | 0 | $\times$ | 0 | 0 | $x$ | 0 | $\mathrm{R} 7 \leftarrow \mathrm{R} 7$ - R8 |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Part A (8 points) Design a toggle cell using only transparent latches and basic gates (XOR, AND, OR, NAND, NOR, NOT). Use an icon for the transparent latches. Your toggle cell should have an active high toggle enable input TE, and an active low clear input $\overline{C L R}$, clock inputs $\Phi_{1}$ and $\Phi_{2}$, and an output Out. The $\overline{C L R}$ signal has precedence over TE. Label all signals. Also complete the behavior table for the toggle cell.


Part B (10 points) Now combine these toggle cells to build a divide by thirteen counter. Your counter should have an external clear, external count enable, and four count outputs $\mathrm{O}_{3}, \mathrm{O}_{2}, \mathrm{O}_{1}$, $\mathrm{O}_{0}$. Use any basic gates (AND, OR, NAND, NOR, XOR \& NOT) you require. Assume clock inputs to the toggle cells are already connected. Your design must support multi-digit systems.


