Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work.
Good Luck!

Your Name (please print) $\qquad$


Problem 1 (3 parts, 31 points)
Part A (13 points) Convert the following notations:

| binary notation | decimal notation |
| :---: | :---: |
| 111001001.1001 |  |
|  | 497 |
| binary notation | 25.75 |
| 10110100101.01011010101 | hexadecimal notation |
|  | CA11.CAB |

Part B (12 points) For the 25 bit representations below, determine the most positive value and the step size (difference between sequential values). All answers should be expressed in decimal notation. Fractions (e.g., 3/16ths) may be used. Signed representations are two's complement.

| representation | most positive value | step size |
| :---: | :---: | :---: |
| unsigned fixed-point (20 bits) . ( 5 bits) |  |  |
| signed integer ( 25 bits) . ( 0 bits) |  |  |
| signed fixed-point (13 bits) . (12 bits) |  |  |
| signed fixed-point ( 9 bits) . (16 bits) |  |  |

Part C (6 points) A 25 bit floating point representation has a 17 bit mantissa field, a 7 bit exponent field, and one sign bit.

What is the largest value that can be represented (closest to infinity)?
What is the smallest value that can be represented (closest to zero)?
2 $\qquad$
2 $\qquad$

How many decimal significant figures are supported?

Problem 2 (3 parts, 24 points)
"It doesn't add up"
Part A (12 points) For each problem below, compute the operations using the rules of arithmetic, and indicate whether an overflow occurs assuming all numbers are expressed using a five bit unsigned fixed-point and five bit two's complement fixed-point representations.

$$
\begin{array}{rrrr}
11.1 & 1101.1 & 0.0 & 1010.1 \\
+\quad 111.1 \\
\hline
\end{array}
$$

result
unsigned error?
signed error?

| $\square$ no | $\square$ yes | $\square$ no | $\square$ yes | $\square$ no | $\square$ yes | $\square$ no | $\square$ yes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\square$ no | $\square$ yes | $\square$ no | $\square$ yes | $\square$ no | $\square$ yes | $\square$ no | $\square$ yes |

Part B (6 points) The adder below adds two four bit numbers A and B and produces a four bit result S . Add extra digital logic to support subtraction as well as addition. Label inputs $\mathrm{X}_{3}, \mathrm{X}_{2}$, $\mathrm{X}_{1}, \mathrm{X}_{0}, \mathrm{Y}_{3}, \mathrm{Y}_{2}, \mathrm{Y}_{1}, \mathrm{Y}_{0}, \overline{A D D} /$ SUB and outputs $\mathrm{Z}_{3}, \mathrm{Z}_{2}, \mathrm{Z}_{1}, \mathrm{Z}_{0}$.


Part C (6 points) Write two Boolean expressions indicating signed two's complement addition and subtraction overflow using inputs $X_{3}, \mathrm{Y}_{3}, \mathrm{Z}_{3}$. These SOP expressions should be true when overflow occurs.

> addition overflow =
$\qquad$
subtraction overflow $=$

Problem 3 (3 parts, 24 points)
Achieve a Happy State
Part A (10 points) Implement a transparent latch using only pass gates and inverters.

| IN | EN | OUT | $\overline{\text { OUT }}$ |
| :---: | :---: | :---: | :---: |
| A | 0 |  |  |
| A | 1 |  |  |

Part B (8 points) Implement a one bit register with write enable using only the components drawn below. Label inputs In, write enable WE, clocks $\boldsymbol{\phi}_{\mathbf{1}}$, and $\boldsymbol{\phi}_{2}$, and output Out.


Part C (6 points) Assume the following signals are applied to a register. Draw the output signal Out. Draw a vertical line where $\mathbf{I n}$ is sampled. Draw crosshatch where Out is unknown.


Part A (15 points) Consider the five definitions for the block drawn below. One block input is the logical value $A$. The other input is the control value $C$. The output behavior for each of the five definitions is given in the table. Complete the full truth table and state the logical (gate) names for each definition. (hint: the first block one appears to mask $\boldsymbol{A}$ when its control input is low.)

| In Out |
| :---: |
| C |$-$| In | $C$ | $(1)$ | $(2)$ | $(3)$ | $(4)$ | $(5)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ | 0 | 0 | $A$ | $\bar{A}$ | $A$ | $Z_{0}$ |
| $A$ | 1 | $A$ | $\bar{A}$ | 0 | 1 | $A$ |


| In | $C$ | (1) | (2) | (3) | (4) | (5) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  |  |  |  |  |
| 1 | 0 |  |  |  |  |  |
| 0 | 1 |  |  |  |  |  |
| 1 | 1 |  |  |  |  |  |


| (1) | (2) |
| :--- | :--- |
| $(4)$ | (5) |

Part B (6 points) The circuit below is built using these blocks. Describe its behavior. Also give the circuits common name.


| $x$ | $y$ | Out |
| :--- | :--- | :--- |
| 0 | 0 |  |
| 1 | 0 |  |
| 0 | 1 |  |
| 1 | 1 |  |

It's a $\qquad$

