Exam Three 21 April 2010

Problem 1 (3 parts, 30 points)

Memory Systems


**Part A** (12 points) Consider a **1 Gbit** DRAM chip organized as **128 million addresses** of **8-bit words**. Assume both the DRAM cell and the DRAM chip are square. The column number and offset concatenate to form the memory address. Using the organization approach discussed in class, answer the following questions about the chip. *Express all answers in decimal (not powers of two).* 

total number of bits in address	27
number of columns	$\sqrt{2^{30}} = 2^{15} = 32$ K
column decoder required (n to m)	15 to 32K
number of words per column	$2^{15}/2^3 = 2^{12} = 4K$
type of mux required (n to m)	4K to 1
number of address lines in column offset	12

Part B (10 points) Consider a memory system with 128 million addresses of 64-bit words using a 4 million address by 16-bit word memory DRAM chip.

word address lines for memory system	27
chips needed in one bank	64/16 = 4
banks for memory system	$2^{27}/2^{22} = 2^5 = 32$
memory decoder required ( <i>n</i> to <i>m</i> )	5 to 32 decoder
DRAM chips required	4*32 = 128

**Part C** (8 points) Design a **128 million address by 4 bit** memory system with **32M x 4** memory chips. *Label all busses and indicate bit width.* Assume R/W is connected and not shown here. Use a bank decoder if necessary. Be sure to include the address bus, data bus, and MSEL.



Problem 2 (3 parts, 26 points)

**Datapath Elements** 

Part A (6 points) Suppose the following inputs (in hexadecimal) are applied to the 32-bit barrel shifter used in the datapath. Determine the output (in hexadecimal). Assume the shift amount is drawn from the 16-bit immediate value.


Shift Type	Shift Amount	Input Value	Output Value
logical	0x0008	EB25ACE7	00EB25AC
arithmetic	0x0010	BAC19317	FFFFBAC1
rotate	0xFFF4	DE2FAB36	FAB36DE2

**Part B** (8 points) For each bitwise logical function specification below, determine the LF code (in hexadecimal) to correctly program the logical unit.

ΧΥ	Out
0 0	$LF_0$
1 0	LF <sub>1</sub>
0 1	LF <sub>2</sub>
1 1	LF <sub>3</sub>

logical function	LF
$Y + \overline{X}$	D
X	5
$X \oplus Y$	6
$\overline{X \cdot Y}$	7

Part C (12 points) Given the following finite state diagram, fill in the state table below.



S <sub>1</sub>	$S_0$	H/M	NS <sub>1</sub>	NS <sub>0</sub>	Out	$S_1$	$S_0$	H/M	NS <sub>1</sub>	NS <sub>0</sub>	Out
0	0	0	0	1	0	1	0	0	0	0	1
0	0	1	0	0	0	1	0	1	0	0	0
0	1	0	1	0	0	1	1	0	х	x	ж
0	1	1	0	0	0	1	1	1	х	×	x

Give the simplified Boolean expression for computing **Out** in terms of the current state and the input.

$$Out = \underline{S_1M}$$

Spring 2010

4 problems, 5 pages

Exam Three

21 April 2010

Problem 3 (3 parts, 26 points)

Microcode

Using the supplied datapath, write microcode fragments to accomplish the following procedures. Express all values, except memory addresses, in hexadecimal notation. Use 'X' when a value is don't cared. For maximum credit, complete the description field. **In each part, modify only registers 7 & 8.** 

Part A (5 points)

 $R_7 = (R_8 - 15)/512$ 

#	X	Y	Z	rwe	im en	im va	au en	$\frac{s}{a}$	lu en	lf	su en	st	ld en	st en	$\frac{r/}{w}$	msel	description
1	8	ж	7	1	1	F	1	1	0	x	0	x	0	0	ж	0	R7 = R8 - 15
2	7	x	7	1	1	9	0	x	0	x	1	1	0	0	х	0	R7 = R7 >> 9
3																	

Part B (15 points) Compute mem[4000]  $\oplus$   $R_3$  and store the result in mem[4004].  $\oplus$  means

bitwise logical XOR.

	******	C 10	5.00	11 /10	1.												
#	X	Y	Z	rwe	im	im va	аи	<u>s/</u>	lu	lf	su	st	ld	st	<u>r/</u>	msel	description
					en		en	а	en		en		en	en	w		
1	x	x	7	1	1	4000	0	x	1	С	0	x	0	0	x	0	R7 = 4000
2	7	x	8	1	0	x	0	x	0	x	0	x	1	0	1	1	R8 = Mem(R7)
3	8	3	8	1	0	х	0	x	1	6	0	x	0	0	х	0	R8 = R8 ⊕ R3
4	7	x	7	1	1	4	1	0	0	x	0	x	0	0	x	0	R7 = R7 + 4
5	7	8	×	0	0	х	0	×	0	×	0	x	0	1	0	1	Mem (R7) = R8
6																	

Part C (6 points)


 $R_7 = 18 \cdot R_8$  (multiply R<sub>8</sub> by 18)

#	X	Y	Z	rwe	im	im va	аи	<u>s/</u>	lu	lf	su	st	ld	st	<u>r/</u>	msel	description
					en		en	а	en		en		en	en	w		
1	8	x	7	1	1	FFFC	0	x	0	x	1	1	0	0	x	0	R7 = R8 << 4
2	8	x	8	1	1	FFFF	0	x	0	x	1	1	0	0	x	0	R8 = R8 << 1
3	7	8	7	1	0	×	1	0	0	x	0	x	0	0	x	0	R7 = R7 + R8
4																	

Problem 4 (2 parts, 18 points)

Counters

Part A (8 points) Design a toggle cell using *two transparent latches, two 2 to 1 muxes, and one inverter*. Your toggle cell should have an active high toggle enable input **TE**, and an active low clear input  $\overline{CLR}$ , clock inputs  $\Phi_1$  and  $\Phi_2$ , and an output **Out**. The  $\overline{CLR}$  signal has precedence over **TE**. Label all signals. Also complete the behavior table for the toggle cell.



Part B (10 points) Now combine these toggle cells to build a **divide by eleven** counter. Your counter should have an external clear, external count enable, and four count outputs O<sub>3</sub>, O<sub>2</sub>, O<sub>1</sub>, O<sub>0</sub>. Use any basic gates (AND, OR, NAND, NOR, XOR & NOT) you require. Assume clock inputs to the toggle cells are already connected. Your design must support multi-digit systems.

