Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work.

## Good Luck!

Your Name (please print) $\qquad$


Problem 1 (3 parts, 30 points)
Memory Systems
Part A (12 points) Consider a $\mathbf{1}$ Gbit DRAM chip organized as $\mathbf{1 2 8}$ million addresses of $\mathbf{8}$-bit words. Assume both the DRAM cell and the DRAM chip are square. The column number and offset concatenate to form the memory address. Using the organization approach discussed in class, answer the following questions about the chip. Express all answers in decimal (not powers of two).
total number of bits in address
number of columns
column decoder required ( $n$ to $m$ )
number of words per column
type of mux required ( $n$ to $m$ )
number of address lines in column offset
Part B (10 points) Consider a memory system with $\mathbf{1 2 8}$ million addresses of $\mathbf{6 4}$-bit words using a $\mathbf{4}$ million address by $\mathbf{1 6}$-bit word memory DRAM chip.
word address lines for memory system $\qquad$
chips needed in one bank
$\qquad$
m $\qquad$
$\qquad$ type of mux requied ( to $\qquad$
banks for memory system
memory decoder required ( $n$ to $m$ )
DRAM chips required
Part C (8 points) Design a $\mathbf{1 2 8}$ million address by $\mathbf{4}$ bit memory system with $\mathbf{3 2 M} \mathbf{~ x} \mathbf{4}$ memory chips. Label all busses and indicate bit width. Assume R/W is connected and not shown here. Use a bank decoder if necessary. Be sure to include the address bus, data bus, and MSEL.

Problem 2 (3 parts, 26 points)
Part A (6 points) Suppose the following inputs (in hexadecimal) are applied to the 32-bit barrel shifter used in the datapath. Determine the output (in hexadecimal). Assume the shift amount is drawn from the 16 -bit immediate value.

| Shift Type | Shift Amount | Input Value | Output Value |
| :---: | :---: | :---: | :---: |
| logical | $0 \times 0008$ | EB25ACE7 |  |
| arithmetic | $0 \times 0010$ | BAC19317 |  |
| rotate | $0 \times F F F 4$ | DE2FAB36 |  |

Part B (8 points) For each bitwise logical function specification below, determine the LF code (in hexadecimal) to correctly program the logical unit.

| X | Y | Out |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{LF}_{0}$ |
| 1 | 0 | $\mathrm{LF}_{1}$ |
| 0 | 1 | $\mathrm{LF}_{2}$ |
| 1 | 1 | $\mathrm{LF}_{3}$ |


| logical function | LF |
| :---: | :---: |
| $Y+\bar{X}$ |  |
| $\bar{X}$ |  |
| $X \oplus Y$ |  |
| $\overline{X \cdot Y}$ |  |

Part C (12 points) Given the following finite state diagram, fill in the state table below.


| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{H} / \overline{\mathrm{M}}$ | $\mathrm{NS}_{1}$ | $\mathrm{NS}_{0}$ | Out | $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{H} / \overline{\mathrm{M}}$ | $\mathrm{NS}_{1}$ | $\mathrm{NS}_{0}$ | Out |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  |  |  | 1 | 0 | 0 |  |  |  |
| 0 | 0 | 1 |  |  |  | 1 | 0 | 1 |  |  |  |
| 0 | 1 | 0 |  |  |  | 1 | 1 | 0 |  |  |  |
| 0 | 1 | 1 |  |  |  | 1 | 1 | 1 |  |  |  |

Give the simplified Boolean expression for computing Out in terms of the current state and the input.
Out $=$ $\qquad$ .

Problem 3 (3 parts, 26 points)
Microcode
Using the supplied datapath, write microcode fragments to accomplish the following procedures. Express all values, except memory addresses, in hexadecimal notation. Use ' X ' when a value is don't cared. For maximum credit, complete the description field. In each part, modify only registers $7 \& 8$.

| Part A (5 points) $\quad R_{7}=\left(R_{8}-15\right) / 512$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# | $X$ | $Y$ | Z | rwe | ${ }^{i m}$ | im va | au $e n$ | $\frac{s /}{a}$ | lu en | $l f$ | su $e n$ | st | ld $e n$ en | st en | $\frac{r}{w}$ | msel | description |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Part B (15 points) Compute mem[4000] $\oplus R_{3}$ and store the result in mem[4004]. $\oplus$ means
bitwise logical XOR.

| \# | X | $Y$ | $Z$ | rwe | im en | im va | au en | $\frac{s}{a}$ | lu en | $l f$ | su en | st | ld en | $s t$ <br> $e n$ | $\frac{r}{w}$ | msel | description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Part C (6 points) $\quad R_{7}=18 \cdot R_{8} \quad$ (multiply $\mathrm{R}_{8}$ by 18)

| \# | X | $Y$ | Z | rwe | $\begin{aligned} & \mathrm{im} \\ & \text { en } \end{aligned}$ | im va | $\begin{aligned} & a u \\ & e n \end{aligned}$ | $\frac{s}{a}$ | $l u$ $e n$ | lf | $\begin{aligned} & \hline s u \\ & e n \\ & \hline \end{aligned}$ | $s t$ | $\begin{aligned} & \hline l d \\ & e n \\ & \hline \end{aligned}$ | $\begin{array}{r} s t \\ e n \\ \hline \end{array}$ | $\frac{r /}{w}$ | msel | description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Part A (8 points) Design a toggle cell using two transparent latches, two 2 to 1 muxes, and one inverter. Your toggle cell should have an active high toggle enable input TE, and an active low clear input $\overline{C L R}$, clock inputs $\Phi_{1}$ and $\Phi_{2}$, and an output Out. The $\overline{C L R}$ signal has precedence over TE. Label all signals. Also complete the behavior table for the toggle cell.

| TE | $\overline{C L R}$ | CLK | Out |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $\uparrow \downarrow$ |  |
| 1 | 0 | $\uparrow \downarrow$ |  |
| 0 | 1 | $\uparrow \downarrow$ |  |
| 1 | 1 | $\uparrow \downarrow$ |  |

Part B (10 points) Now combine these toggle cells to build a divide by eleven counter. Your counter should have an external clear, external count enable, and four count outputs $\mathrm{O}_{3}, \mathrm{O}_{2}, \mathrm{O}_{1}$, $\mathrm{O}_{0}$. Use any basic gates (AND, OR, NAND, NOR, XOR \& NOT) you require. Assume clock inputs to the toggle cells are already connected. Your design must support multi-digit systems.

| TE |
| :--- |
| Out |
| CLR |

$-\mathrm{O}_{3}$

