Question 1) (25 points)

Assume the following connections to signals IN1 and IN2:



a) Perform a functional simulation for Q_{latch} and Q_{dff} (i.e. <u>not</u> accounting for propagation delay).



b) Which of the following violate timing requirements of a <u>flip-flop</u>. Circle neither, one, or both.





c) Which of the following violate timing requirements of a <u>latch</u>. Circle neither, one, or both.





Disould end Disould end ye being finally Intched?

Question 2) (15 points)

If you were implementing this state machine in digital hardware:



a) What is the minimum number of flip-flops that you would need?



Yes / No (circle one)

L

c) Does the Boolean expression for the output logic need to include the X signal (the state machine input)?

Yes / No (circle one)

Question 3) (10 points)

Consider this Mealy-style state diagram:

The state machine input is a signal named "Yellow", and the output is a signal named "Fruit".



Explain whether it <u>is</u> or <u>is not</u> possible to construct a Moore state machine with the same behavior, and why or why not. (This should only need one sentence; don't spend a lot of time writing a lengthy explanation.)



This is impossible to achieve with a Moore state machine.



a) Complete the blank entries in the following transition table based on the state machine above. The state "names" are the same as the state encodings Q_3 - Q_0 .

Current State	Input CLRN	Input IN	Next State	Output Z
0000	0	1	0000	0
0000	1	0	0000	6
0000	1	1	000	0
0101	0	1	0000	
0101	1	0	010	ſ
0101	1	1	1010	

b) What is the maximum frequency at which this state machine can be safely clocked? Express your answer as a mathematical expression in terms of the parameters in the table above (i.e., do not calculate a final value).

(Tpdff+Tpor+TptNp+Tsu) see relevant propagation put on diagram.

c) After a rising clock edge, how long do you have to wait before the output (Z) is guaranteed to be correct? Express your answer in terms of the given parameters (i.e. do not calculate a final value).

ÍPPFF + 2. Tror

d) If a rising clock edge occurs at time t=0, during what period of time should input CLRN <u>not</u> change? Express your answer as a range; for example -3ns to +2ns.



-9 to - 4 ng

Question 5) (20 points)

Draw a state diagram for a Moore state machine that meets the following requirements. This state machine is intended for hardware implementation with digital logic, so all signals are binary signals and the state machine is clocked.

- The state machine has two inputs named Left and Up.
- The state machine has one output named Spin.
- At any time, if Left is active and Up is inactive for two consecutive clock cycles, output Spin should be asserted and should then remain active as long as Left remains active, regardless of Up. If Left goes inactive while Spin is active, Spin should be deasserted on the next clock edge.

