ECE 2030 B 12:00pm	Computer Engineering	Fall 2010
4 problems, 6 pages	Exam One Solutions	22 September 2010

Problem 1 (3 parts, 30 points)

Incomplete Circuits

The three parts below contain (A) a pull up network, (B) a pull down network, and (C) an expression to be implemented. For (A) and (B), complete the missing complementary switching networks so the circuit contains no floats or shorts and write the Boolean expression computed by the completed circuit. For (C), design the entire switching network. Assume the inputs and their complements are available.







OUTx =	$(A+\overline{B})\cdot\overline{D}+\overline{C}\cdot(E+F)$
OUTy =	$\overline{B} \cdot \overline{D}$
OUTz =	$\overline{A} \cdot (B + \overline{C}) \cdot (D + \overline{E} + \overline{F})$

ECE 2030 B 12:00pm	Computer Engineering	Fall 2010
4 problems, 6 pages	Exam One Solutions	22 September 2010

Problem 2 (2 parts, 20 points)

Boolean Algebra

Part A (12 points) Transform each of the following Boolean expressions to a form where they are ready for switch level implementation (i.e., there should only be bars over input variables, not over operations). The behavior of the expression should remain unchanged. **Do not implement**.

$$OUT_{X} = \overline{A \cdot B + C \cdot \overline{D}} \qquad OUT_{X} = (A + \overline{B}) \cdot (\overline{C} + D)$$

$$OUT_{y} = \overline{A \cdot B + C \cdot D + E}$$
 $OUT_{y} = A + B + C + D + E$

Part B (8 points) Derive the behavior of the following canonical product of sums (using maxterms) expression and complete the truth table.

F _(A,B,C)	С	В	A
0	0	0	0
1	0	0	1
0	0	1	0
0	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1
	\sim		()

 $POS_{(MAXTERMS)} =$

 $(A + \overline{B} + C) \cdot (\overline{A} + \overline{B} + C) \cdot (A + B + C)$

ECE 2030 B 12:00pm	Computer Engineering	Fall 2010
4 problems, 6 pages	Exam One Solutions	22 September 2010

Problem 3 (3 parts, 26 points)

Mixed Logic Design

Part A (12 points) The following design has no supporting documentation. Derive the desired Boolean expressions and the implementation cost (in CMOS transistors).



Part B (14 points) Now reimplement this expressions using NAND and NOR gates and inverters to minimize implementation cost. Use proper mixed logic notation. *Do not modify the expressions being implemented*. Determine the cost of this implementation (in transistors).



Problem 4 (3 parts, 24 points)

Karnaugh Maps

Part A (12 points) For the follow expression, derive a simplified *sum of products* expression using a Karnaugh Map. Circle and list *all* prime implicants, indicating which are essential.



simplified **SOP** expression $\overline{B \cdot D + \overline{C} \cdot D + B \cdot C \cdot \overline{D} + A \cdot \overline{B} \cdot C = \overline{B} \cdot D + \overline{C} \cdot D + B \cdot C \cdot \overline{D} + A \cdot C \cdot \overline{D}}$ Part A (12 points) For the follow expression, derive a simplified *product of sums* expression using a Karnaugh Map. The output is X when both C and D are high. Circle and list all prime implicants, indicating which are essential.



