
ECE 2030 B 12:00pm	Computer Engineering	Fall 2010
5 problems, 9 pages	Final Exam	13 December 2010

Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work. *Good Luck!*

Your Name (*please print*)





Design This

Problem 1 (3 parts, 24 points)

Complete each design below. Be sure to label all signals.

Part A: Define a 2 to 1 priority encoder, where $I_1 > I_0$, by Implement the 2 to 1 encoder using *one* basic gate. Only completing the behavior table.

Out IN₀ 2 to 1 Priority Encoder IN, V IN₁ V IN₀ Out 0 Х 1 0 1 1

Part B: Implement a 1 to 2 demux using only pass gates Part C: Complete the truth table for even parity. Then and an inverter. Determine # of switches needed. write a sum of products (SOP) expression.

А	В	Out
0	0	
1	0	
0	1	
1	1	

switches =

 $\overline{A \oplus B} =$

$(1, \text{ where } 1 \neq 10, 0)$	true (non-complemented) inputs are ava inputs (IN0, IN1) and outputs (Out, V).
_	

inputs are available. Label all

Computer	Enginee	ring			Fa	11 2010
Fina	nal Exam 13 December					
					Des	ign That
	-					
N	JAND and	NOT gate of switch	es. Use es nee	proper n ded.	nixed logi	on using c design.
		Ou	t = A	+B·C·D)	
ıt						
#	^t switches	=				
h using only NOR P d	Part D: Dr liagram.				\sum'	ing state
	A	S ₁	S ₀	NS ₁	NS₀	B
	Fina e sure to label all s MOS design. Also t t h using only NOR F	Final Exam e sure to label all signals. MOS design. Also Part B: In NAND and Determine #	e sure to label all signals. MOS design. Also Part B: Implement NAND and NOT gate Determine # of switch Ou I I I I I I H using only NOR Part D: Draw the st diagram. I I AB	Final Exam e sure to label all signals. MOS design. Also Part B: Implement the for NAND and NOT gates. Use Determine # of switches need Out = \overline{A}	Final Exam 13 I e sure to label all signals. MOS design. Also MOS design. Also Part B: Implement the following NAND and NOT gates. Use proper in Determine # of switches needed. Out = $\overline{A} + B \cdot \overline{C} \cdot D$ it	Final Exam 13 December Des e sure to label all signals. MOS design. Also Part B: Implement the following expression NAND and NOT gates. Use proper mixed logi Determine # of switches needed. Out = $\overline{\overline{A} + B \cdot \overline{C} \cdot D}$ # switches = # switches = h using only NOR Part D: Draw the state table for the follow diagram.

ECE 2030 B 12:00pm	Computer Engineering	Fall 2010
5 problems, 9 pages	Final Exam	13 December 2010

Problem 3 (3 parts, 30 points)

Accountable

Part A (10 points) Design a toggle cell using transparent latches, 2to1 muxes, and inverters (use icons, labeling inputs & outputs). Your toggle cell should have an active high toggle enable input TE, and an active low clear input \overline{CLR} , clock inputs Φ_1 and Φ_2 , and an output Out. The \overline{CLR} signal has precedence over TE. Also complete the behavior table for the toggle cell.

				— Out	TE	CLR	CLK	Out
				— Out	0	0	↑↓	
					1	0	↑↓	
I	I	I	I		0	1	↑↓	
TE		Φ_1	Φ_2		1	1	↑↓	


Part B (10 points) Now combine these toggle cells to build a **divide by 6** counter. Your counter should have an external clear, external count enable, and three count outputs O_2 , O_1 , O_0 . Use any basic gates (AND, OR, NAND, NOR, & NOT) you require. Assume clock inputs to the toggle cells are already connected. *Your design should support multi-digit systems*.

Ext CE —	TE	
	Out	
	CLR	

— O ₀

O₁

02




TE	
Out	
CLR	

Ext CLR –

ECE 2030 B 12:00pm	Computer Engineering	Fall 2010
5 problems, 9 pages	Final Exam	13 December 2010

Part C (10 points) Build a stopwatch that counts seconds and minutes using divide by N counters drawn below. *Be sure to fill in the needed divider for seconds, tens of seconds, and minutes.* Use any basic gates you require. Assume a one hertz clock is already connected.



l Ext CLR

I Ext CE

Problem 4 (2 parts, 48 points)

Microcode in Reverse

Part A (20 points) Translate this undocumented microcode fragment to corresponding MIPS assembly instructions. Also include comments summarizing the instruction.

		, ,															
	#	X	Y	Ζ	rwe	im en	im va	au en	-a/s	lu en	lf	su en	st	ld en	st en	r/-w	msel
	1	5	0	7	1	0	0	0	0	0	0	0	0	1	0	1	1
ſ	2	7	0	9	1	1	С	0	0	0	0	1	0	0	0	0	0
ſ	3	9	0	9	1	1	FFF	0	0	1	8	0	0	0	0	0	0
	4	9	Α	Α	1	0	0	1	0	0	0	0	0	0	0	0	0
	5	8	A	0	0	0	0	0	0	0	0	0	0	0	1	0	1

1	#
2	#
3	#
4	#
5	#

Part B (28 points) Complete a recursive subroutine that computes the factorial of N. Assume N is received in \$1 and N! is returned in \$2. \$29 is the stack pointer.

label	instruction	comment
Fact:		# init result to 1
		# if N < 2
		# you're done
		<pre># allocate stack space</pre>
		<pre># push return address</pre>
		# push N
		# decrement N
		<pre># call Fact(N-1)</pre>
		# pop N
		<pre># pop return address</pre>
		<pre># deallocate stack space</pre>
		# N * Fact(N-1)
		<pre># place result in \$2</pre>
		# return to caller

ECE 2030 B 12:00pm	Computer Engineering	Fall 2010
5 problems, 9 pages	Final Exam	13 December 2010

"Random Bits"

Problem 5 (4 parts, 39 points)

Part A (9 points) Consider the instruction set architecture below with fields containing zeros.

0 0000	0000	0000	0000 0000 0000 0000 0000
opcode	dest. reg.	source 1 reg.	immediate value

What is the maximum number of opcodes?

What is the number of registers?

What is the range of the signed immediate value?

Part B (9 points) For the representations below, determine the most positive value and the step size (difference between sequential values). All answers should be expressed in decimal notation. Fractions (e.g., 3/16ths) may be used. Signed representations are two's complement.

representation	most positive value	step size
signed integer		
(15 bits) . (0 bits)		
unsigned fixed-point		
(10 bits) . (5 bits)		
signed fixed-point		
(5 bits) . (10 bits)		

Part C (9 points) A 16 bit floating point representation has a 10 bit mantissa field, a 5 bit exponent field, and one sign bit. *Express all answers in decimal*.

What is the largest value that can be represented (closest to infinity)?

What is the smallest value that can be represented (closest to zero)?


How many decimal significant figures are supported?

Part D (12 points) For each problem below, compute the operations using the rules of arithmetic, and indicate whether an overflow occurs assuming all numbers are expressed using a **five bit unsigned fixed-point** and **five bit two's complement fixed-point** representations.

11.1	11.011	10101	100.00)
+ 111.1	<u>+ 10.101</u>	<u>- 1010</u>	<u>+ .01</u>	[

result

| unsigned error? | □ no | □ yes |
|-----------------|------|-------|------|-------|------|-------|------|-------|
| signed error? | □ no | □ yes |



MIPS Instruction Set

instruction	example	meaning				
	arithm					
add $add $1,$2,3 $$1 = $2 + 3						
subtract	sub \$1,\$2,\$3	\$1 = \$2 - \$3				
add immediate	addi \$1,\$2,100	1 = 2 + 100				
add unsigned	addu \$1,\$2,\$3	\$1 = \$2 + \$3				
subtract unsigned	subu \$1,\$2,\$3	\$1 = \$2 - \$3				
add immediate unsigned	addiu \$1,\$2,100	\$1 = \$2 + 100				
set if less than	slt \$1, \$2, \$3	if $(\$2 < \$3)$, $\$1 = 1$ else $\$1 = 0$				
set if less than immediate	slti \$1, \$2, 100	if (\$2 < 100), \$1 = 1 else \$1 = 0				
set if less than unsigned	sltu \$1, \$2, \$3	if $(\$2 < \$3)$, $\$1 = 1$ else $\$1 = 0$				
set if < immediate unsigned	sltui \$1, \$2, 100	if $(\$2 < 100)$, $\$1 = 1$ else $\$1 = 0$				
multiply	mult \$2,\$3	Hi, Lo = \$2 * \$3, 64-bit signed product				
multiply unsigned	multu \$2,\$3	Hi, Lo = \$2 * \$3, 64-bit unsigned product				
divide	div \$2,\$3	$Lo = \frac{2}{3}$, Hi = $2 \mod 3$				
divide unsigned	divu \$2,\$3	$Lo = \frac{2}{3}$, Hi = $2 \mod 3$, unsigned				
	transf	er				
move from Hi	mfhi \$1	\$1 = Hi				
move from Lo	mflo \$1	\$1 = Lo				
load upper immediate	lui \$1,100	$\$1 = 100 \text{ x } 2^{16}$				
	logic					
and	and \$1,\$2,\$3	\$1 = \$2 & \$3				
or	or \$1,\$2,\$3	1 = 2 3				
and immediate	andi \$1,\$2,100	\$1 = \$2 & 100				
or immediate	ori \$1,\$2,100	1 = 2 100				
nor	nor \$1,\$2,\$3	1 = not(2 3)				
xor	xor \$1, \$2, \$3	$1 = 2 \oplus 3$				
xor immediate	xori \$1, \$2, 255	$1 = 2 \oplus 255$				
	shift					
shift left logical	sll \$1,\$2,5	1 = 2 << 5 (logical)				
shift left logical variable	sllv \$1,\$2,\$3	$1 = 2 \le 3$ (logical), variable shift amt				
shift right logical	srl \$1,\$2,5	\$1 = \$2 >> 5 (logical)				
shift right logical variable	srlv \$1,\$2,\$3	1 = 2 >> 3 (logical), variable shift amt				
shift right arithmetic	sra \$1,\$2,5	\$1 = \$2 >> 5 (arithmetic)				
shift right arithmetic variable	srav \$1,\$2,\$3	1 = 2 >> 3 (arithmetic), variable shift amt				
	memo					
load word	lw \$1, 1000(\$2)	1 = memory [\$2+1000]				
store word	sw \$1, 1000(\$2)	memory $[$2+1000] = 1				
load byte	lb \$1, 1002(\$2)	\$1 = memory[\$2+1002] in least sig. byte				
load byte unsigned	lbu \$1, 1002(\$2)	1 = memory[2+1002] in least sig. byte				
store byte	sb \$1, 1002(\$2)	memory[\$2+1002] = \$1 (byte modified only)				
branch						
branch if equal	beq \$1,\$2,100	if $(\$1 = \$2)$, PC = PC + 4 + (100*4)				
branch if not equal	bne \$1,\$2,100	if $(\$1 \neq \$2)$, PC = PC + 4 + (100*4)				
jump						
jump	j 10000	PC = 10000*4				
jump register	jr \$31	PC = \$31				
jump and link jal 10000 \$31 = PC + 4; PC = 10000*4						