Part A (8 points) Suppose a datapath has three operand busses (two source, one destination), 244 different instruction types, and 128 registers where each register is 32 bits wide. Immediate operands can be in the range of $\pm 8 \mathrm{~K}$. Label the fields of an I-type instruction format and indicate the maximum number of bits needed for each field.
Part B (8 points) Derive the simplified POS expression from the following Karnaugh map.


Simplified POS expression: $(\bar{A}+C) \cdot(B+\bar{C})$

Part C (12 points) For each problem below, compute the operations using the rules of arithmetic, and indicate whether an overflow occurs assuming all numbers are expressed using a four bit unsigned and four bit two's complement representations.

|  | 1010 | 101 | 1011 | 1010 |
| :---: | :---: | :---: | :---: | :---: |
|  | 1010 + | + 100 | - 1110 | $\begin{array}{r}101 \\ \hline\end{array}$ |
| result | 0000 | 1001 | 1101 | 0101 |
| unsigned error? | yes | no | yes | no |
| signed error? | no | yes | no | yes |

Problem 2 (4 parts, 32 points)
Dueling Designs
Complete each design below. Be sure to label all signals.
Part A: Complete the following CMOS design. Also Part B: Implement the following expression using NOR express its behavior.


Out = $\qquad$
Part C: Complete the truth table for even parity. Then implement the behavior using only one 2 to 4 decoder
and one OR gate. Label all inputs and outputs of the
decoder.

| $A$ | $B$ | $\overline{A \oplus B}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 1 | 1 |


\# switches $=\quad 1 \times 6+2 \times 4+2 \times 2=18 \mathrm{~T}$
Part D: Complete the behavior table for a 2 to 4 decoder. gates. Use proper mixed logic design. Determine \# of switches needed.

$$
\text { Out }=(A+B) \cdot \bar{C} \cdot \overline{\bar{D}+E}
$$



Then implement it using three 1 to 2 decoders.

| $I N_{1}$ | $I N_{0}$ | En | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |



Part A (7 points) Implement a toggle cell using only transparent latches and basic gates (XOR, AND, OR, NAND, NOR, NOT). Use an icon for the transparent latches. Label the inputs TE, $\overline{C L R}, \boldsymbol{\Phi}_{1}, \boldsymbol{\Phi}_{2}$ and the output Out.


Part B (8 points) Now combine these toggle cells to build a divide by 24 counter. Your counter should have an external clear, external count enable, and five count outputs $\mathrm{O}_{4}, \mathrm{O}_{3}, \mathrm{O}_{2}, \mathrm{O}_{1}, \mathrm{O}_{0}$. Use any basic gates (AND, OR, NAND, NOR, \& NOT) you require. Assume clock inputs to the toggle cells are already connected. Your design should support multi-digit systems.


Part C ( 9 points) Build a military timer (HH:MM) which displays hours ( $0 \ldots .23$ ) on the left and minutes ( $0 . . .59$ ) on the right as follows. In the diagram below:
a) Fill in the label "Divide by ___" on each counter.
b) Label the number of output wires coming from each counter to its attached display.
c) Draw the appropriate wiring connections to allow this military timer to correctly respond to external clear (Ext CLR) and count enable (Ext CE) signals, and to correctly increment the hour count when the maximum number of minutes have passed while the clock is still running.

Use any basic gates you require. Assume clock inputs are already connected.


Problem 4 (3 parts, 28 points)

## Storage

Part A (12 points) Consider a $\mathbf{2 5 6}$ Mbit DRAM chip organized as $\mathbf{8}$ million addresses of $\mathbf{3 2}$-bit words. Assume both the DRAM cell and the DRAM chip are square. The column number and offset concatenate to form the memory address. Using the organization approach discussed in class, answer the following questions about the chip. Express all answers in decimal (not powers of two).

| total number of bits in address | $\log _{2}(8 M)=23$ |
| :---: | :---: |
| number of columns | $\operatorname{sqrt}(256 \mathrm{M})=\operatorname{sqrt}\left(2^{28}\right)=2^{14}=16 \mathrm{~K}$ |
| column decoder required ( $n$ to $m$ ) | 14 to 16 K |
| number of words per column | $2^{14} / 2^{5}=2^{9}=512$ |
| type of mux required ( $n$ to $m$ ) | 512 to 1 |
| number of address lines in column offset | $\log _{2}(512)=9$ |

Part B (10 points) Implement a ten transistor transparent latch (left) and a register with write enable (right) using the 2 to 1 mux plus other devices. Label all inputs and outputs.


Part C (6 points) Assume the following signals are applied to a register with write enable. Draw the output signal Out. Draw a vertical line where $\mathbf{I n}$ is sampled. Assume Out is initially zero.


Problem 5 (5 parts, 32 points)

## Assembly Language Programming

Part A (14 points) Write a MIPS subroutine SumMags that reads in a vector of integers and sums up the magnitude (absolute value) of each element, placing the sum of magnitudes in register $\$ 3$. Assume the length of the vector (\# of integer elements) is given in register $\$ 2$ and is $>0$, and the base address of the vector is in register $\$ 1$. Your code calls the subroutine Abs , which computes the absolute value of an integer $x$ given in register $\$ 4$; it returns $|x|$ in register $\$ 4$. Follow the steps outlined in the comments in the rightmost column below. You may modify only registers $\mathbf{\$ 1}$ through $\$ 4$.

| label | instruction | comment |
| :---: | :---: | :---: |
| SumMags: | addi \$3, \$0 0 | \# initialize running sum (\$3 = 0) |
| Loop: | lw \$4, (\$1) | \# load current vector element x into \$4 |
| B : | [leave blank for part A] | \# code to be written in part $B$ to \# preserve registers on stack |
|  | jal Abs | \# call Abs ( $\$ 4=\|x\|)$ |
| C : | [leave blank for part A] | \# code to be written in part $C$ to \# restore registers on stack |
|  | add \$3, \$3, \$4 | \# add $\|x\|$ to running sum |
|  | addi \$1, \$1, 4 | \# increment vector pointer to next element |
|  | addi \$2, \$2, -1 | \# decrement number of elements by 1 |
|  | bne \$2, \$0, Loop | \# if number of elements $\neq 0$, loop back |
|  | jr \$31 | \# return to caller |

Part B (5 points) To ensure that SumMags can be properly called by another subroutine and that SumMags can call Abs without losing any of the intermediate values it computes, you must add code before and after the "jal Abs" instruction. Write MIPS code to preserve registers before the jal by pushing them on the stack. Assume Abs can modify any registers, not just $\$ 4$.

| label | instruction | comment |
| :---: | :---: | :---: |
| B: | addi \$29, \$29, -4 | \# push \$31 by adjusting SP |
|  | sw \$31, (\$29) | \# and storing \$31 |
|  | addi \$29, \$29, -4 | \# push \$1 by adjusting SP |
|  | sw \$1, (\$29) | \# and storing \$1 |
|  | addi \$29, \$29, -4 | \# push \$2 by adjusting SP |
|  | sw \$2, (\$29) | \# and storing \$2 |
|  | addi \$29, \$29, -4 | \# push \$3 by adjusting SP |
|  | sw \$3, (\$29) | \# and storing \$3 |
|  | jal Abs | \# call Abs $\quad(\$ 4=\|x\|)$ |

Part C ( 5 points) Write MIPS code to restore registers after the jal by popping them from the stack. Assume Abs can modify any registers, not just $\$ 4$.

| label | instruction | comment |
| :---: | :---: | :---: |
|  | jal Abs | \# call Abs ( $\left.\mathbf{\$ 4}^{\text {l }}=\|\mathrm{x}\|\right)$ |
| C: | lw \$3, (\$29) | \# pop \$3 by loading it and |
|  | addi \$29, \$29, 4 | \# adjusting SP |
|  | 1w \$2, (\$29) | \# pop \$2 by loading it and |
|  | addi \$29, \$29, 4 | \# adjusting SP |
|  | 1w \$1, (\$29) | \# pop \$1 by loading it and |
|  | addi \$29, \$29, 4 | \# adjusting SP |
|  | 1w \$31, (\$29) | \# pop \$31 by loading it and |
|  | addi \$29, \$29, 4 | \# adjusting SP |

Part D (4 points) Write the MIPS instruction that is equivalent to the following microinstruction.

| $\#$ | $X$ | $Y$ | $Z$ | $r w e$ | im <br> $e n$ | im $v$ | $a u$ <br> $e n$ | $\frac{s}{a}$ | $l u$ <br> $e n$ | $l f$ | su <br> $e n$ | st | $l d$ <br> $e n$ | $s t$ <br> $e n$ | $\frac{r}{w}$ | msel | description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | $\mathbf{2}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{x}$ | $\mathbf{0}$ | $\mathbf{x}$ | $\mathbf{1}$ | $\mathbf{8}$ | $\mathbf{0}$ | $\mathbf{x}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{x}$ | $\mathbf{0}$ |  |

## Equivalent MIPS Instruction:

and \$7, \$2, \$8
Part E (4 points) Write the MIPS instruction that is equivalent to the following microinstruction.

| \# | $X$ | $Y$ | Z | rwe | im | im va | au en | $\frac{s /}{a}$ | lu en | $l f$ | su en | st | ld en | st en | $\frac{r /}{w}$ | msel | description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 3 | x | 6 | 1 | 1 | FFFA | 0 | x | 0 | x | 1 | 0 | 0 | 0 | X | 0 |  |

[^0]sll \$6, \$3, 6


[^0]:    Equivalent MIPS Instruction:

