

ECE 2030 2:00pm	Computer Engineering	Fall 2010
5 problems, 9 pages	Final Exam	17 December 2010

Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work. *Good Luck!*

Your Name (*please print*)





http://blogs.static.mentalfloss.com/blogs/archives/20735.html

ECE 2030 2:00pm	Computer Engineering	Fall 2010
5 problems, 9 pages	Final Exam	17 December 2010


Problem 1 (3 parts, 28 points)

Instruction Formats, Etc.

Part A (8 points) Suppose a datapath has three operand busses (two source, one destination), 244 different instruction types, and 128 registers where each register is 32 bits wide. Immediate operands can be in the range of ± 8 K. Label the fields of an I-type instruction format and indicate the maximum number of bits needed for each field.

Label:	Label:	Label:	Label:
# bits:	# bits:	# bits:	# bits:

Part B (8 points) Derive the simplified POS expression from the following Karnaugh map.



Simplified POS expression:

Part C (12 points) For each problem below, compute the operations using the rules of arithmetic, and indicate whether an overflow occurs assuming all numbers are expressed using a **four bit unsigned** and **four bit two's complement** representations.

	$1010 \\ + 110$	$101 \\ + 100$	1011 <u>- 1110</u>	1010 - 101
result				
unsigned error?				
signed error?				

5 problems, 9 pages

Final Exam

17 December 2010


Dueling Designs

Problem 2 (4 parts, 32 points)

Complete each design below. Be sure to label all signals.

Part A: Complete the following CMOS design. Also Part B: Implement the following expression using NOR express its behavior.


gates. Use proper mixed logic design. Determine # of switches needed.



ECE 2030 2:00pm	Computer Engineering	Fall 2010
5 problems, 9 pages	Final Exam	17 December 2010
Problem 3 (3 parts, 24 points)		Counters

Part A (7 points) Implement a toggle cell using *only transparent latches and basic gates (XOR, AND, OR, NAND, NOR, NOT)*. Use an icon for the transparent latches. Label the inputs TE, \overline{CLR} , Φ_1 , Φ_2 and the output **Out**.

Part B (8 points) Now combine these toggle cells to build a **divide by 24** counter. Your counter should have an external clear, external count enable, and five count outputs O_4 , O_3 , O_2 , O_1 , O_0 . Use any basic gates (AND, OR, NAND, NOR, & NOT) you require. Assume clock inputs to the toggle cells are already connected. *Your design should support multi-digit systems*.



5 problems, 9 pages

Final Exam

17 December 2010


Part C (9 points) Build a military timer (HH:MM) which displays hours (0...23) on the left and minutes (0...59) on the right as follows. In the diagram below:

a) Fill in the label "Divide by ____" on each counter.

b) Label the number of output wires coming from each counter to its attached display.

c) Draw the appropriate wiring connections to allow this military timer to correctly respond to external clear (Ext CLR) and count enable (Ext CE) signals, and to correctly increment the hour count when the maximum number of minutes have passed while the clock is still running.

Use any basic gates you require. Assume clock inputs are already connected.




I Ext CLR

I Ext CE


ECE 2030 2:00pm	Computer Engir	Fall 20	10
5 problems, 9 pages	Final Exar	am 17 December 20	10
Problem 4 (3 parts, 28 poi	nts)	Stora	ge
Assume both the DRAM cell a	nd the DRAM chip are squ Using the organization app ess all answers in decimal (rganized as 8 million addresses of 32-bit wor quare. The column number and offset concaten oproach discussed in class, answer the follow <i>l (not powers of two)</i> .	nate
number of colu	imns		
column decoder requi	red $(n \text{ to } m)$		
number of words pe	er column		
type of mux require	d (<i>n</i> to <i>m</i>)		

number of address lines in column offset

Part B (10 points) Implement a ten transistor transparent latch (left) and a register with write enable (right) using the 2 to 1 mux plus other devices. Label all inputs and outputs.



Part C (6 points) Assume the following signals are applied to a register with write enable. Draw the output signal **Out**. Draw a vertical line where **In** is sampled. *Assume Out is initially zero*.



17 December 2010

5 problems, 9 pages

Problem 5 (5 parts, 32 points)

Assembly Language Programming

Part A (14 points) Write a MIPS subroutine SumMags that reads in a vector of integers and sums up the magnitude (absolute value) of each element, placing the sum of magnitudes in register \$3. Assume the length of the vector (# of integer elements) is given in register \$2 and is > 0, and the base address of the vector is in register \$1. Your code calls the subroutine Abs, which computes the absolute value of an integer x given in register \$4; it returns |x| in register \$4. Follow the steps outlined in the comments in the rightmost column below. You may modify only registers \$1 through \$4.

label	instruction	comment
SumMags:		<pre># initialize running sum (\$3 = 0)</pre>
Loop:		<pre># load current vector element x into \$4</pre>
B:	[leave blank for part A]	<pre># code to be written in part B to # preserve registers on stack</pre>
	jal Abs	# call Abs (\$4 = x)
C:	[leave blank for part A]	<pre># code to be written in part C to # restore registers on stack</pre>
		<pre># add x to running sum</pre>
		# increment vector pointer to next element
		# decrement number of elements by 1
		# if number of elements \neq 0, loop back
		# return to caller

Part B (5 points) To ensure that SumMags can be properly called by another subroutine and that SumMags can call Abs without losing any of the intermediate values it computes, you must add code before and after the "jal Abs" instruction. Write MIPS code to preserve registers before the jal by pushing them on the stack. Assume Abs can modify *any* registers, not just \$4.

label	instruction	comment
в:		
	jal Abs	# call Abs $(\$4 = x)$

ECE 2030 2:00pm

5 problems, 9 pages

Final Exam17 December 2010

Part C (5 points) Write MIPS code to restore registers after the jal by popping them from the stack. Assume Abs can modify any registers, not just \$4.

label	instruction	comment
	jal Abs	# call Abs (\$4 = x)
C:		

Part D (4 points) Write the MIPS instruction that is equivalent to the following microinstruction.

#	X	Y	Ζ	rwe	im en	im va	au en	$\frac{s}{a}$	lu en	lf	su en	st	ld en	st en	$\frac{r}{w}$	msel	description
6	2	8	7	1	0	x	0	x	1	8	0	x	0	0	x	0	


Equivalent MIPS Instruction:

Part E (4 points) Write the MIPS instruction that is equivalent to the following microinstruction.

Γ	#	Х	Y	Ζ	rwe	im	im va	аи	<u>s</u> /	lu	lf	su	st	ld	st	<u>r/</u>	msel	description
┢	7	2		_	-	en 1		en	a	en		en 1		en 0	en	W		
	/	3	x	6	T	T	FFFA	0	x	0	x	T	0	U	0	x	0	

Equivalent MIPS Instruction:

Computer Engineering



MIPS Instruction Set

instruction	example	meaning
add	add \$1,\$2,\$3	\$1 = \$2 + \$3
subtract	sub \$1,\$2,\$3	\$1 = \$2 - \$3
add immediate	addi \$1,\$2,100	\$1 = \$2 + 100
multiply	mul \$1,\$2,\$3	\$1 = \$2 * \$3
divide	div \$1,\$2,\$3	\$1 = \$2 / \$3
and	and \$1,\$2,\$3	\$1 = \$2 & \$3
or	or \$1,\$2,\$3	\$1 = \$2 \$3
xor	xor \$1,\$2,\$3	\$1 = \$2 xor \$3
and immediate	andi \$1,\$2,100	\$1 = \$2 & 100
or immediate	ori \$1,\$2,100	\$1 = \$2 100
xor immediate	xori \$1,\$2,100	\$1 = \$2 xor 100
shift left logical	sll \$1,\$2,5	\$1 = \$2 << 5 (logical)
shift right logical	srl \$1,\$2,5	\$1 = \$2 >> 5 (logical)
shift left arithmetic	sla \$1,\$2,5	\$1 = \$2 << 5 (arithmetic)
shift right arithmetic	sra \$1,\$2,5	\$1 = \$2 >> 5 (arithmetic)
load word	lw \$1, (\$2)	\$1 = memory [\$2]
store word	sw \$1, (\$2)	memory [\$2] = \$1
load upper immediate	lui \$1,100	$\$1 = 100 \times 2^{16}$
branch if equal	beq \$1,\$2,100	if $(\$1 = \$2)$, PC = PC + 4 + $(100*4)$
branch if not equal	bne \$1,\$2,100	if $(\$1 \neq \$2)$, PC = PC + 4 + $(100*4)$
set if less than	slt \$1, \$2, \$3	if $(\$2 < \$3)$, $\$1 = 1$ else $\$1 = 0$
set if less than immediate	slti \$1, \$2, 100	if (\$2 < 100), \$1 = 1 else \$1 = 0
jump	j 10000	PC = 10000
jump register	jr \$31	PC = \$31
jump and link	jal 10000	\$31 = PC + 4; PC = 10000