Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work. Good Luck!


Problem 1 (4 parts, 32 points)
Implementation Bonanza
For each part implement the specified device. Label all inputs and outputs.
Part A (8 points) Implement the expression below using N and P type switches.

$$
O U T_{X}=\bar{A} \cdot B \cdot(\bar{C}+D)+\bar{E}
$$

Part B ( 8 points) Implement the expression in mixed logic notation using NOR gates.

$$
O U T_{Y}=(A+\overline{B+C}) \cdot \bar{D}
$$

Part B (8 points) Implement a 1 to 4 DEMUX using only pass gates and inverters.

Part D (8 points) Implement a full adder using AND, OR, NAND, NOR, NOT, \& XOR gates.

Problem 2 (2 parts, 34 points)
Even Average
In this problem, you will write a subroutine that determines the average of even numbers in a variable length array in memory. Comments for each instruction and labels are already provided. Input parameters to this subroutine include a pointer to the first array element (\$1) and the number of elements in the array (\$2). The result (the average of even numbers) is returned in $\$ 3$. As always, the return address for this subroutine arrives in $\$ 31$.

| input parameters |  |  |  | result |  |  |  |  |  | working registers |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| reg | content | reg | content | reg | content | reg | content | reg | content | reg | content |  |  |  |
| $\$ 1$ | array <br> pointer | $\$ 2$ | \# array <br> elements | $\$ 3$ | input <br> result | $\$ 4$ | running <br> sum | $\$ 5$ | \# even <br> values | $\$ 6$ | predicate |  |  |  |

Part A (24 points) Write a subroutine that computes the average of even values in an array.

| label | comstruction | comment |
| :--- | :--- | :--- |
| EvenAvg: |  | \# clear running sum |
|  |  | \# clear \# of even values |
|  |  | \# adjust \# elem for byte address |
|  | \# point to addr after last elem |  |
| Loop: |  | \# load next array element |
|  | \# test if even or odd |  |
|  |  | \# if odd, skip |
|  | \# if even, add to running sum |  |
| Skip: |  | \# and increment \# even values |
|  | \# adjust array ptr to next elem |  |
|  |  | \# if not at end of array, loop |
|  |  | \# compute even average |
|  |  | \# return to caller |

Part B (10 points) Write a code fragment that calls EvenAvg for a 100 element array starting at address 5000 . When the subroutine completes, store the result at memory location 6000 .

| label | comstruction | coment |
| :--- | :--- | :--- |
|  |  | \# load array starting pointer |
|  |  | \# load array size (\# elements) |
|  |  | \# call even array average |
|  |  | \# load address for result |
|  |  | \# store result to memory |

Problem 3 (2 parts, 18 points)
Part A (9 points) Consider the instruction set architecture below with fields containing zeros.

| 0000000 | 000000000 | 000000000 | 000000000000000000 |
| :---: | :---: | :---: | :---: |
| opcode | dest. reg. | source 1 reg. | immediate value |

What is the maximum number of opcodes?
What is the number of registers?
What is the range of the signed immediate value?
Part B (9 points) List three differences between a branch and a jump in the MIPS ISA.

| $1:$ |
| :--- |
| $2:$ |
| $3:$ |

Problem 4 (4 parts, 34 points)
State of the Union
Part A (7 points) Implement an RS latch with active high inputs, R and S. Use only basic gates (AND, OR, NAND, NOR, and NOT). Label the inputs and output. Also complete the behavior table. Note -Out means $\overline{O u t}$.


Part B (7 points) Expand the RS latch to a transparent latch and complete the truth table. Use only basic gates (AND, OR, NAND, NOR, and NOT). Label the inputs and output. Also complete the behavior table.


Part C (12 points) Build a register using two transparent latches plus a 2 tol mux (draw the labeled icon), a pass gate, and an inverter. Again, complete the behavior table. Recall that the CLK signal indicates a full $\Phi_{1} \Phi_{2}$ cycle; so the output should be the value at the end of a cycle (with the given inputs).
In
$\underset{W E}{1}$
WE



1
$\phi_{2}$
——Out


RE

| In | WE | RE | CII | Out |
| :---: | :---: | :---: | :---: | :---: |
| A | 0 | 0 | $\uparrow \downarrow$ |  |
| A | 1 | 0 | $\uparrow \downarrow$ |  |
| A | 0 | 1 | $\uparrow \downarrow$ |  |
| A | 1 | 1 | $\uparrow \downarrow$ |  |

Part D (8 points) Assume the following signals are applied to your register. Draw the output signal Out. Draw a vertical line where $\mathbf{I n}$ is sampled. Draw crosshatch where Out is unknown.


Problem 5 (3 parts, 34 points) This and That

Part A (12 points) For the following Karnaugh Map, derive a simplified product of sums expression. Circle and list the prime implicants, indicating which are essential.


| prime implicants | essential? <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> $\square$ | $\square$ |
| :---: | :---: | :---: |
|  | $\square$ | $\square$ |
|  | $\square$ | $\square$ |
|  | $\square$ | $\square$ |
|  | $\square$ | $\square$ |
|  | $\square$ | $\square$ |

## simplified POS expression

Part B (12 points) Using the supplied datapath, write a microcode fragment to accomplish the following expression. Express all values in hexadecimal notation. Use ' X ' when a value is don't cared. For maximum credit, complete the description field. $\cap$ means bitwise logical AND.

$$
R_{1}=\left(\frac{m e m[100]}{256} \cap 255\right)
$$

| \# | $X$ | Y | Z | rwe | ${ }_{\text {im }}^{\text {en }}$ | im va | au en | -a <br> / | lu en | $1 f$ | su en | st | ld en | st en | r/ -1 | msel | description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Part C (10 points) Consider a 4 Gbyte memory system with 512 million addresses of $\mathbf{8}$ byte words using 1 Gbit DRAM chips organized as 64 million addresses by 16 bit words.
word address lines for memory system
chips needed in one bank
banks for memory system
memory decoder required ( $n$ to $m$ )
DRAM chips required


| instruction | example | meaning |
| :---: | :---: | :---: |
| add | add \$1, \$2, \$3 | \$1 = \$2 + \$3 |
| subtract | sub \$1,\$2,\$3 | \$1 = \$2-\$3 |
| add immediate | addi \$1,\$2,100 | \$1 = \$2 + 100 |
| multiply | mul \$1,\$2,\$3 | \$1 = \$2 * \$3 |
| divide | div \$1,\$2,\$3 | \$1 = \$2 / \$3 |
| and | and \$1,\$2,\$3 | \$1 = \$2 \& \$3 |
| or | or \$1,\$2,\$3 | \$1 = \$2 \| \$3 |
| xor | xor \$1,\$2,\$3 | \$1 = \$2 xor \$3 |
| and immediate | andi \$1,\$2,100 | \$1 = \$2 \& 100 |
| or immediate | ori \$1,\$2,100 | \$1 = \$2 \| 100 |
| xor immediate | xori \$1,\$2,100 | \$1 = \$2 xor 100 |
| shift left logical | sll \$1,\$2,5 | \$1 = \$2 << 5 (logical) |
| shift right logical | srl \$1,\$2,5 | \$1 = \$2 >> 5 (logical) |
| shift left arithmetic | sla \$1,\$2,5 | \$1 = \$2 << 5 (arithmetic) |
| shift right arithmetic | sra \$1,\$2,5 | \$1 = \$2 >> 5 (arithmetic) |
| load word | lw \$1, (\$2) | \$1 = memory [\$2] |
| store word | SW \$1, (\$2) | memory [\$2] = \$1 |
| load upper immediate | lui \$1,100 | \$1 = $100 \times 2{ }^{16}$ |
| branch if equal | beq \$1,\$2,100 | if (\$1 = \$2), PC = PC + 4 + (100*4) |
| branch if not equal | bne \$1,\$2,100 | if $(\$ 1 \neq \$ 2), \mathrm{PC}=\mathrm{PC}+4+\left(100^{*} 4\right)$ |
| set if less than | slt \$1, \$2, \$3 | if (\$2 < \$3), \$1 = 1 else \$1 = 0 |
| set if less than immediate | slti \$1, \$2, 100 | if (\$2 < 100), \$1 = 1 else \$1 = 0 |
| jump | j 10000 | $\mathrm{PC}=10000$ |
| jump register | jr \$31 | PC = \$31 |
| jump and link | jal 10000 | \$31 = PC + 4; PC = 10000 |

