
Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work. *Good Luck!*

Your Name (*please print*)






21 November 2008


Problem 1 (2 parts, 22 points)

Counters

Part A (10 points) Design a toggle cell using two transparent latches, two 2 to 1 muxes, and one inverter. Your toggle cell should have an active high toggle enable input **TE**, and an active low clear input **-Clear**, clock inputs Φ_1 and Φ_2 , and an output **Out**. The **-Clear** signal has precedence over **TE**. Label all signals. Also complete the behavior table for the toggle cell.



Part B (12 points) Now combine these toggle cells to build a **divide by six** counter. Your counter should have an external clear, external count enable, and three count outputs O_2 , O_1 , O_0 . Use any basic gates (AND, OR, NAND, NOR, & NOT) you require. Assume clock inputs to the toggle cells are already connected. Your design must support multi-digit systems.



Exam Three

21 November 2008

Problem 2 (3 parts, 30 points)

Memory Systems

Part A (12 points) Consider a **256 Mbit** DRAM chip organized as **32 million addresses** of **eight bit words**. Assume both the DRAM cell and the DRAM chip are square. The column number and offset concatenate to form the memory address. Using the organization approach discussed in class, answer the following questions about the chip. *Express all answers in decimal (not powers of two)*.

number of columns
number of words per column
column decoder required (n to m)
type of mux required (n to m)
number of address lines in column number
number of address lines in column offset

Part B (10 points) Consider a one gigabyte memory system with 128 million addresses of 8 byte words using a 32 million address by 8 bit word memory DRAM chip.

word address lines for memory system
chips needed in one bank
banks for memory system
memory decoder required (n to m)
DRAM chips required

Part C (8 points) Design a 128 million address by 8 bit memory system with four 64M x 4 memory chips. *Label all busses and indicate bit width*. Assume R/W is connected and not shown here. Use a bank decoder if necessary.

ADDR D0 64M x 4^{D1} D2 ADDR — CS ADDR D0 D0 ___ D1 D1 64M x 4 D2 ___ D2 D3 __ D3 D4 ADDR D0 MSEL — 64M x 4^{D1} __ D5 . D2 __ D6 CS D3 ___ D7 ADDR D0 64M x 4^{D1} D2 D3

Problem 3 (3 parts, 22 points)

Datapath Elements and Instruction Formats

Part A (6 points) Suppose the following inputs (in hexadecimal) are applied to the 32-bit barrel shifter used in the datapath. Determine the output (in hexadecimal). Assume the shift amount (given in hexadecimal) is drawn from the 16-bit immediate value.


Shift Type	Shift Amount	Input Value	Output Value
logical	logical FFF0		
arithmetic	0014	A1024562	
rotate ¹	000C	F4A11BEE	

Part B (8 points) For each bitwise logical function specification below, determine the LF code (in hexadecimal) to correctly program the logical unit.

XY	Out
0 0	LF_0
1 0	LF ₁
0 1	LF ₂
1 1	LF ₃

logical function	LF
$\overline{X \oplus Y}$	
$X \cdot \overline{Y}$	
X + Y	
1	

Part C (8 points) For the state machine below, determine the output given the input and current register output for that cycle. Assume the register output is 0 (low) during the first cycle.



cycle	1	2	3	4	5	6	7	8	9
In	0	1	1	1	0	1	0	1	1
Out									

¹ Solution suggested by the National Turkey Association.

Problem 4 (2 parts, 26 points)

4 problems, 6 pages

Microcode

Using the supplied datapath, write microcode fragments to accomplish the following procedures. Express all values in hexadecimal notation. Use 'X' when a value is don't cared. For maximum credit, complete the description field.

$$R_4 = \frac{R_1 - (R_2 \times 5)}{2} - R_3$$
 Use only R₁-R₄; modify only R₄.

#	X	Y	Z	rwe	im en	im va	au en	-a /s	lu en	lf	su en	st	description
1													
2													
3													
4													
5													
6													
7													

Part B (13 points) Write a microcode sequence that sums three packed ten bit values red, green, and blue of R₁ (format shown below). Assume the most significant two bits of the register are zero. Place the sum of the unpacked red, green, and blue values in R₂. Use only R₁, R₂, and R_3 ; modify only R_2 and R_3 .

0	0		red		blue	Э		green	
31	30	20		20	10	10	a		0

#	X	Y	Z	rwe	im en	im va	au en	-a /s	lu en	lf	su en	st	description
1													
2													
3													
4													
5													
6													
7													
8				-									

